Alain Fischer @afilambda

Joined May 2014

Tweets

155
Followers

28
Following

361
Likes

321

KinkyDept @kinkydept

3 years ago

Or start at Page 1 >>

0 1 13 0 4

Building a #SOC in an #FPGA in less than (literally) 5 minutes? it is possible with #litex from @enjoy_digital . In my last post I show you how you can start with this framework and the @DigilentInc #Arty board! Check it out! controlpaths.com/2022/01/17/bui…

0 11 47 0 6

Download Image

Bruno Levy @BrunoLevy01

4 years ago

OK, so you can design your own #riscv in VERILOG, it is nice, but what can you do with it beyond blinky and hello world ? Using LiteX + some simple software libraries, you can do much ! New tutorials here: github.com/BrunoLevy/lear…

2 14 133 0 38

Download Image

Bruno Levy @BrunoLevy01

4 years ago

In the future, it will be possible to design your own #riscv processor and run Doom on it ! You don't believe me ? And what if I tell you that the future is today ? Sources here: github.com/BrunoLevy/lear… Here running with #femtorv on @enjoy_digital's LiteX VexRiscV supported too.

Bruno Levy @BrunoLevy01

4 years ago

5 3 35 0 0

Download Video

3 3 44 0 0

Pepijn @pepijndevos

4 years ago

NgspiceSimServer is running on windows!! Still some issues to work out but hey! End goal is to be able to ship Mosaic+SimServer+JupyterLab-desktop github.com/jupyterlab/jup…

2 1 7 0 2

Download Image

Amila Welihinda @amilajack

4 years ago

Life is to short to use dated cli tools that suck Try these instead 🧵

174 3K 15K 0 8K

Victor Suarez Rovere @suarezvictor

4 years ago

With my C-to-Hardware translator and this source, you can glow a LED with a FPGA If normally compiled as software, it simulates the hardware faster than realtime: ~220MHz (uses @enjoy_digital's LiteX, @sylefeb Silice HDL as intermediate step, and was inspired on @pipelinec_hdl)

7 11 56 0 3

Download Image

Catherine @whitequark

4 years ago

starting in 1999, ESA ran an 8 year long endurance test of Sony 18650HC Li-Ion cells. no cell balancing, charging to 4.2 V, discharging to ~30% capacity 75000 (not a typo) cycles later, no cell failures, and cells down only to ~60% of starting capacity web.archive.org/web/2016122809…

5 34 207 0 15

Ange @angealbertini

4 years ago

.@WerWolv's ImHex got a lot fancier since last time I tried it... github.com/WerWolv/ImHex

7 44 243 0 43

Download Image

Ivan Grokhotkov @i_grr

4 years ago

Yesterday I was introduced to a new education-focused @risc_v simulator, qtrvsim. It lets you visualise what is happening in single stage and pipelined CPUs running RISC-V code. And there is also a webassembly port, so it runs in the browser! dev.jakubdupak.com/qtrvsim/

1 36 141 0 31

Download Video

Alain Fischer @afilambda

4 years ago

Lac d'Aï

0 0 1 0 0

Download Image

🔎Julia Evans🔍 @b0rk

4 years ago

I just learned that there's a terminal version of Wireshark called termshark?!?!?! this is incredible termshark.io

67 716 4K 0 332

Download Image

Luke Wren @[email protected] @wren6991

5 years ago

excamera.com/files/j1.pdf Time for my annual reading of the J1 Forth CPU paper. It's just so pretty! The way the core, the architecture and the language tile together. I still haven't clocked how he bootstrapped the toolchain so quickly, starting to see why Forth is a cult classic

5 18 91 0 20

Download Image

Tube Time on 🟦☁ @TubeTimeUS

5 years ago

why are chips often so expensive? how do chip companies determine the prices of their chips? a thread... 🧵

22 380 1K 0 347

Download Image

Assaad Razzouk @AssaadRazzouk

5 years ago

Saudi solar plant locks in new record low price for power: 1.04/kWh (USD cents) Costs down 21% since 2020 Portugal solar world record of 1.316/kWh ... and 82% since 2015 (5.85/kWh in Dubai) Expensive, polluting fossil fuel power is so 20th century reneweconomy.com.au/saudi-solar-pl…

6 119 212 0 6

⚡️ Ev Chapman 🚢 | Creative Entrepreneur @evielync

5 years ago

❓When was the last time you printed a document? Why are we still using tools designed for printing when we don't do that anymore? It's time we re-think the humble word processor. #ship30for30 👇👇👇

3 2 9 0 1

Download Image

Enjoy Digital @enjoy_digital

5 years ago

Thanks to @SayehBasel it's now possible to run Linux-on-LiteX-VexRiscv on the low cost 20$ QMTECH EP4CE15, which makes it the current cheapest supported board... any PR that would reduce again the entry price is welcome :)

2 14 70 0 2

Download Image

Sandeep Mistry @sandeepmistry

5 years ago

Successfully Ethernet enabled my @Raspberry_Pi Pico with a $2 RMII Ethernet PHY module! The RP2040’s PIO, DMA and dual-core capabilities allowed me to create the Ethernet MAC controller in software 🚀 github.com/sandeepmistry/…