At PasRISCV, each CPU core HART context runs as its own native host CPU thread, fully independent from the others. The tricky part wasn’t that, but properly emulating LR/SC atomic instructions on systems with only CAS. Done wrong, you’ll end up with Linux kernel panics etc. 😅
0
0
5
160
0