Picture

Andreas Olofsson @zeroasic

Moved to https://t.co/s8sZ4LI6W0 zeroasic.com Cambridge, MA Joined January 2011
  • Tweets
    5K
  • Followers
    5K
  • Following
    299
  • Likes
    7K
zeroasic Profile Picture

Andreas Olofsson @zeroasic

a year ago

Finally, a proper "pip/npm for hardware", major SiliconCompiler upgrade, SiliconCompiler.com . Try it! import siliconcompiler import umi # design chip = siliconcompiler.Chip("top.v) chip.use(umi) # pulls in dependencies # your code chip.run()

zeroasic Profile Picture

Andreas Olofsson @zeroasic

a year ago

Get ready for the post Moore wafer-scale era. Check out our latest paper showing RTL simulation of a million cores processor. (RISC-V) arxiv.org/abs/2407.20537

zeroasic Profile Picture

Andreas Olofsson @zeroasic

2 years ago

We just open sourced Logik, our light weight Python based FPGA toolchain. No more TCL and 100GB binary blob downloads! Please try it,we are proud of this work.🙏 github.com/zeroasiccorp/l… $ python -m pip install --upgrade logik

zeroasic Profile Picture

Andreas Olofsson @zeroasic

2 years ago

This post shows how to build and verify your own chip(let) in Python. Writing SV testbenches is not fun, Switchboard and SiliconCompiler improves life quality! 😉Try it out and let us know what you think. zeroasic.com/blog/ebrick-de…

zeroasic Profile Picture

Andreas Olofsson @zeroasic

2 years ago

If you haven't tried SiliconCompiler yet, you really should;-) Convert Verilog to GDS in one line. $ pip install siliconcompiler $ sc <yourmodule>.v

zeroasic Profile Picture

Andreas Olofsson @zeroasic

2 years ago

We have decided to open source "switchboard", the powerful low latency communication library at the core of our emulation platform. It may look easy, but it's not. github.com/zeroasiccorp/s… zeroasic.com/blog/switchboa…

zeroasic Profile Picture

Andreas Olofsson @zeroasic

2 years ago

We have open sourced our "Universal Memory Interface" protocol for chiplets. Includes a complete reference implementation. Spread the word.🙏 github.com/zeroasiccorp/u…

zeroasic Profile Picture

Andreas Olofsson @zeroasic

2 years ago

Hi old friend! Zero ASIC came out of stealth today to launch the ChipMaker ASIC design and emulation platform. I can almost guarantee that you have never seen anything like it. Try it out and let me know what you think! zeroasic.com

Trends for United States

Portland
132 B posts
Arkansas
22,4 B posts
Notre Dame
10,5 B posts
Sam Pittman
1.266 posts
Jeremiyah Love
2.796 posts
Liverpool
234 B posts
CJ Carr
1.116 posts
Madrid
524 B posts
Georgia Tech
2.735 posts
Louisville
4.458 posts
Chelsea
190 B posts
#GoIrish
2.306 posts
Miller Moss
#RyderCupUSA
Rory
18,9 B posts
Maiava
Full Force
43,9 B posts
Wake Forest
2.362 posts
Maresca
48,3 B posts
Xabi
66,4 B posts

You might like

lowRISC® is a not-for-profit engineering company that creates and maintains commercial-grade open silicon designs through its collaborative Silicon Commons
lowRISC
@lowRISC
7K Followers
RISC-V International is the non-profit home of the open standard RISC-V Instruction Set Architecture (ISA), related specifications, and stakeholder community.
RISC-V International
@risc_v
32K Followers
Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.
Antmicro
@antmicro
5K Followers
A non-profit, global organisation where hardware and software designers collaborate in the development of open source cores, related IP, tools and software.
OpenHW Foundation
@OpenHWFdn
4K Followers
As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute. With SiFive, RISC-V has no limits!
SiFive
@SiFive
14K Followers
VP Global AI Initiatives @nvidia, Open Source advocate, accidental vegetarian, average snowboarder, Girl Scout camp mom
Calista Redmond
@Calista_Redmond
8K Followers
Only hardware makes it possible! FPGA, RISC-V, 68K, OS, graphics, demos, permacomputing 🦣 https://t.co/hoDeBTqKT0
Flux
@WillFlux
4K Followers
Open Source Hardware Geek
Tim 'mithro' Ansell
@mithro
6K Followers
Playing/Experimenting with FPGAs, trying to do something useful but also sharing the useless things done in the process :)
Enjoy Digital
@enjoy_digital
10K Followers
A joint effort of @ETH_en, University of Bologna @Unibo + partners for Parallel Ultra-Low Power computing. Boldly designing open hardware since '13.
PULP Platform
@pulp_platform
7K Followers
Diagrams for Engineers https://t.co/SWk8zcsQTW https://t.co/rYrHOGpDQU https://t.co/mqrR3nXf0j
WaveDrom
@wavedrom
3K Followers
Verification Engineer by day, Verification Gentleman by night. Tweets may contain snark and/or sarcasm.
Tudor Timi
@TudorTimi
826 Followers
MTS Software Development Engineer at AMD (https://t.co/q3307DyQzc). VHDL, Verilog, FPGA, HLS, EDA tools, processor design, compilers.
Nikos Kavvadias
@nkkav
530 Followers